TOSHIBA

MPSoC 2019

DNN-Accelerated Multi-core SoC for Automotive Applications

Takashi Miyamori Toshiba Electronic Devices & Storage, Kawasaki, Japan



Outline

1 Background

- **2** Architecture of the SoC
- **3** Functional Safety
- **4** Implementation Results

5 Conclusion

Outline

Background

Architecture of the SoC

- Functional Safety
- **4** Implementation Results

Conclusion

Demand for ADAS and Automated Driving System (ADS)

ADAS / ADS systems can reduce serious traffic accidents

Number of traffic accidents in US

• 350 per billion km

Number of deaths in US

• 7 per billion km



Toshiba's SoCs for ADAS

1st Gen. T5BG3XBG [CICC 2004] 2nd Gen. MPV7506XBG [ISSCC 2012/MPSoC 2012] 4th Gen. MPV7608XBG [ISSCC 2015/MPSoC2015]



0.13μm CMOS 1W@1.5V Core x3 + HWA x1



40nm CMOS 1W@1.1V Core x4 + HWA x6 464GOPS 617GOPS/W



40nm CMOS 3W@1.1V Core x8 + HWA x14 1900GOPS 564GOPS/W



Lane Detection



Pedestrian Detection(PD)



PD at night-time

Semantic Segmentation by DNN

• Classify objects in each pixel



*) Badrinarayanan, V., Kendall, A., Cipolla, R.: SegNet: A deep convolutional encoder-decoder architecture for image segmentation. arXiv preprint arXiv:1511.00561 (2015)

Outline

1 Background

2 Architecture of the SoC

- **3** Functional Safety
- 4 Implementation Results

5 Conclusion

Requirement #1 : High Performance with Low Power Consumption

- SoCs for ADAS perform many image recognition applications
- To improve safety, more computing power is needed
 - More accurate, more object detection & tracking, and more detail
- Low power need keep performance stable in vehicle



Design Concept of Image Recognition SoCs

•Requirements:

- High performance with low power consumption
- High accuracy of object recognition

Heterogeneous Multi-core Architecture

- Energy efficient multi cores and Multi DSPs
- Hardware accelerators
 - Performance bottlenecks and frequently used tasks
 - High accurate image recognition features

Adopted "Highly parallelized" approach rather than "High clock frequency" approach

Architecture of the SoC



Features Updated from Our Previous Work



Corresponding Accelerators



Hardware Accelerators to Improve Safety

- More accurate / More object detection & tracking
 - Introducing advanced algorithm for detection & tracking
 - Increase computing power
- → Accelerators with advanced algorithm
 - **DNN** for object detection & semantic segmentation
 - **STMAT** for depth map generation
 - AKAZE for tracking a lot of objects
- More detail
 - Support high resolution and high dynamic range

→ Image Signal Processor (ISP)

Hardware Accelerators (HWAs)



DNN Accelerator



Deep Neural Network (DNN)

- One technology of machine learning
 - High accuracy for Computer Vision
 - Operations require a lot of MAC calculations and large bandwidth



Architecture of DNN Accelerator



Features for Low Power Consumption



Structure of Execution Unit

<u>Pipelined layer structure</u> can perform a series of DNN operations in one read and write local memory access

<u>**4 PEs</u> share same input feature</u> maps and simultaneously compute different channels for output feature maps</u>**



DRAM Bandwidth Reduction



© 2019 Toshiba Corporation 20

DNN Optimization by Tool



Both of them can be applied simultaneously

Image Signal Processor (ISP)



Image Signal Processor (ISP)



Lens Distortion Correction (LDC) Unit

Conventional (w/ DRAM)

LDC cannot connect ISP FE directly





Proposed (w/o DRAM)



Raster







Lens Distortion Correction (LDC) Unit

Conventional (w/ DRAM)





Proposed (w/o DRAM)



Proposed LDC need not load input image from DRAM and can reduce bandwidth by 5.14GB/s (Use Case: ISP 2 ch. / 2880 x 1860 RGB color image @ 40fps)





25

Performance Evaluation

	Performance	Power	Efficiency
	[GOPS]	[mW]	[GOPS/W]
TOTAL	<u>20,537</u>	<u>9,776</u>	<u>2,100.8</u>
ARM CA53	256	1,286	199.1
DSP	1,024	1,377	743.6
DNN	1,597	1,593	1,002.8
ISP	8,880	1,579	5,623.8
STMAT	3,480	419	8,305.5
AKAZE	2,681	726	3,692.6
MATCH	1,175	254	4,627.6
PYRAM	396	130	3,046.2
AFFINE	204	281	726.0
HOX	842	1,696	496.7
ARM CR4	1	435	2.8

Condition

- Vdd=0.8V
- Process=center
- Temp=25°C

Note: 1 operation of OPS means 1 arithmetic or logical operation

e.g. 1 MAC operation is 2 operations (MUL + ADD)

Performance Comparison : Total Performance



Performance Comparison: DNN Performance



Outline

Background

- Architecture of the SoC
- Functional Safety
- **4** Implementation Results

Conclusion

Requirement #2 : Functional Safety

- SoCs for ADAS require high safety to avoid serious accidents.
- When a component in SoC is faulty, the SoC has to ...
 - Detect the fault.
 - Continue to operate until reaching safe state.
 - Especially, the critical components like the central control system



Approaches for Functional Safety

- Goal of functional safety
 - Reduce the risk of accidents to acceptable levels
- <u>Safety mechanisms</u> (SMs) are needed to reduce the risk
 - Partitioning critical regions to prevent fault propagation
 - Diagnostic features to detect faults



Critical Region Partitioning



Safety Mechanisms for Fault Detection

 Processing Island (PI) Executes image recognition applications Requires high performance and low power Complies with ASIL-B 			Safe Island (SI) Executes control applications Requires high safety Complies with ASIL-D More robust
Target of Fault Detection PI complies with A		SIL-B	SI complies with ASIL-D
Random Logic	Runtime BIST	-*	Duplicated Logic
Memory Logic	Parity / ECC		ECC
Memory Access	s MPU		Duplicated MPU
Clock, Voltage, etc	Monitor		Duplicated Monitor
Bus Access ECC with bus page		yload	ECC with bus payload

_

*Built-In Self Test (BIST)

- Processor controls HWAs including runtime BIST operation
- However, ISP is difficult to be controlled with processor
 - External imager controls, not processor, start timing
- Requirements
 - Only during V blanking period, BIST has to be running
 Dedicated runtime ISP BIST controller
 - All parameters have to **be re-configured** after BIST
 - → Backing up and restoring before and after BIST











ISP receives new frame &

Runtime ISP BIST Controller can perform backup, BIST, and restore during V blanking period



Outline

Background

- Architecture of the SoC
- Functional Safety

4 Implementation Results

Conclusion

Chip Micrograph



Process	16nm
Chip Size	94.52mm ²
On-Chip SRAM	142.9Mbit

Supply Voltage	
SI Core	0.8V
SI I/O	1.8~3.3V
PI Core	0.8V
PI I/O	1.8~3.3V

Power Consumption on Evaluation Board

- The power consumption of PI is 2.73W
- Executing 5 applications using one video stream
 - Pedestrian detection
 - Vehicle detection
 - Traffic signal recognition
 - Lane detection
 - Head light detection
- Running Resources
 - 2 cores of CA53
 - 4 DSPs
 - 6 types of accelerators: DNN, HOX, AFFINE, AKAZE, MATCH, PYRAM

Power Evaluation Environment



Demonstration of DNN Application



This Dataset is "Cityscapes Dataset"

Reference: M. Cordts, et.al, "The Cityscapes Dataset for Semantic Urban Scene Understanding," in *Proc. of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR)*, 2016.

Outline

Background

- Architecture of the SoC
- Functional Safety
- **4** Implementation Results

Conclusion

Conclusion

- We implemented the SoC for ADAS applications to realize high performance with low power consumption and high safety
- Heterogeneous architecture achieves over 20 TOPS and 2TOPS/W
 - 8 processors and 4 DSPs
 - 8 types of hardware accelerators such as DNN and ISP
 - Power consumption of PI is 2.73 W by running use case on the evaluation board
- Safety mechanisms are introduced for high safety
 - e.g. partitioning (PI and SI) and runtime BIST

TOSHIBA

Thank you for your attention!!

